We've noticed this is not your region.
Redirect me to my region
What do you want to learn today?

Details

SkillsFuture Course - VHDL Programming Training for FPGA

HDL (Hardware Descriptive Language) based design has established itself as the modern approach to design of digital systems, with VHDL (VHSIC Hardware Description Language) and Verilog HDL being the two dominant HDLs. This course is a thorough introduction to the VHDL programming language. The emphasis is on writing solid synthesizable code and enough simulation code to write a viable testbench. Structural, register transfer level (RTL), and behavioral coding styles are covered.

Course Objectives
Upon completion of this course, students will be able to:

  • • Understand VHDL syntax and coding styles relevant to logic design. 
  • • Write VHDL RTL hardware designs using good coding practices. 
  • • Understand the synthesizable subset of VHDL. 
  • • Understand problematic issues in coding hardware. 
  • • Use types, overloading, and conversion functions from standard VHDL packages (std_logic_1164 and numeric_std). 
  • • Print messages in testbenches using TEXTIO. 
  • • Write simple transaction-based testbenches using subprograms.
  • • Use your VHDL simulation and synthesis tools.

Outline

Day 1

Module 1 : VHDL Code Structure

  • Entity
  • Architecture
  • Library

Module 2: VHDL Data Types

  • Standard data types
  • Datatype 'time'
  • Definitions of Arrays
  • Integer and bit type
  • Assignment and Array types
  • Type of Assignment for 'bit' Data types
  • Aggregates
  • Slice of Array
  • Concatenations 

Module 3: Operators

  • Logical Operator
  • Logical Operator with Arrays
  • Arithmetic Operator
  • Relation Operators
  • Shift Operators
  • Comparison Operation with Arrays
 Day 2

Module 4: Sequential Statement

  • IF Statement
  • Case Statement
  • Define Range
  • For Loop
  • Wait Statements
  • Variables                   
  • Variables Vs Signals
  • Global Variables  

 Module 5 : Statemachine

  • Testbench
  • TextIO

Module 6:  Lab activities

  • Installing Software
  • Simulation VHDL code with Modelsim

Speaker/s

Gaurav Rastogi is an experienced electronics FPGA design Engineer. He has more than 15 years’ experience in the FPGA industry and worked in a number of MNCs He has a lot of experience in System Design using FPGA and expertise in VHDL/Verilog programming, C, Perl, Python, Matlab, Simulink

He holds Bachelor of Electronics, Post-Graduation Diploma in VLSI design and Specialist Diploma in IoT Design.

Special Offer

Follow us on FB and subscribe to our newsletter to get updates on our Monthly Promotional Offers.

Reviews
Be the first to write a review about this course.
Write a Review

Tertiary Courses Singapore offer many SkillsFuture courses in Singapore. We offers wide range of classroom instructor-led technical training courses for working professionals and executives in Singapore. Many of our courses and trainings are SkillsFuture Approved and eligible for WDA Absentee Payroll Grant.

Our courses include Infocomm, Digital Media, Robotics, Semiconductor,Telecommunication, Life Science, Horticulture Industries , and Business Administration . Below are some of our popular courses

  1. Python Programming
  2. R Programming
  3. Tableau
  4. Machine Learning
  5. Raspberry Pi
  6. Arduino
  7. 3D Printing
  8. iOS Apps Development
  9. Android Apps Development
  10. Magento eCommerce
  11. Wordpress
  12. Joomla
  13. Search Engine Optimization
  14. Web Design
  15. Google Analytics
  16. Facebook Marketing
Sending Message
Please wait...
× × Speedycourse.com uses cookies to deliver our services. By continuing to use the site, you are agreeing to our use of cookies, Privacy Policy, and our Terms & Conditions.